HENDERSON, Nev.--(BUSINESS WIRE)--Aldec, Inc., a pioneer in mixed-language simulation for ASIC and FPGA devices, announced today the release of Active-HDL 8.1. The new release introduces a ...
SANTA CRUZ, Calif. — Providing a mixed HDL and C-based tool suite for FPGA designers, Aldec Inc. and Celoxica Ltd. this week (Nov. 4) are announcing Active-HDL+C. The offering combines Aldec's ...
Mixed HDL/C-Language design for FPGAs recently debuted, courtesy of Aldec Inc. and Celoxica Ltd. The Active-HDL+C integrated FPGA design environment combines Aldec's Active-HDL design entry and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results